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SUMMARY
A new approach to the static inverter problem is described and
analyzed. Digital techniques and unique transformer connections have
been utilized to shape the output voltage wave. The three-phase
output can be delta-connected and the load can be unbalanced to any
extent.
The idea for the inverter described was conceived in May 1960 and
a laboratory model was completed and tested successfully in February 1961.
Since that time, further effort has been toward circuit simplification,
refinement, and reliability.
SECTION I. INTRODUCTION
In recent years, much effort has been directed toward the develop-
ment of static inverters, as power transistors and controlled rectifiers
have been developed and improved. Briefly, static inverters are devices
which produce alternating current from direct current without the
utilization of any moving parts. They should be reliable_ highly
efficient, small and light, since their primary application is in
missiles and satellites. The three-phase, delta-connectedstatic inverter
described in this report meets these requirements.
Investigations revealed that, presently_ silicon power transistors
operated as switches should be used rather than controlled rectifiers.
The output waveform should be nearly sinusoidal without relying on a
bulky inefficient filtering schemeas has previously been the case
with static inverters.
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The system of power conversion discussed here proves to have many
advantages over former systems of power conversion and is far
superior to rotating-type inverterso This will be more apparent as the
features of this system unfold.
SECTION II. FREQUENCY STANDARD AND DIVIDER
The frequency stability required in the inverter is one part in
I00,000. This is accomplished with a cry_tal-controlled oscillator.
The oscillator is tuned to 57.6 kc and is followed by binary count-down
circuits to obtain the operatlngfrequency of 400 cycles. Eight binary
stages are used. The first three stages are contained in the package
with the oscillator and form a conventional counter, which divides the
oscillator frequency by eight. The remaining five stages are connected
in tandem and are allowed to count from 0 through 17, giving a total
count of 18. During the 17 count, a reset circuit is energized and
resets the counter to 0 when the 17 count disappears. This count of
18 is needed to produce the 18 steps occurring in one cycle of the
400 cycle output. This will be shown in detail later. The crystal
oscillator and the first three binary stages were purchased as a
package to sgpply 7.2 kc to the 0 to 17 counter. The departure from
conventional static inverters occurs at this point. The binary stages
used in the 0 to 17 counter are of the single power supply_ saturating
type with emitter follower outputs (Fig. i). They are connected as a
straight binary counter with the exception of a reset circuit that
returns the counter to zero when the count of 17 disappears (Fig. 2).
The inputs to the reset circuit are connected through resistors Rsl and
Re2 to the _ and E outputs of the counter. These two points are at
zero potential during the time interval of count 17. During all other
counts, one input or both are positive and Ql_ is saturated. While the
counter is in the 17 position, Qil is Cut off and Cel charges to the
B+ potential through Rss and Rs5 (Fig. 2). At the end of the 17 count,
O_l is turned on and C21 discharges through Qll and Rss. The negative
going pulse developed across Rs5 feeds into all five binaries of the
counter and sets them to the zero position. The counter continuously
repeats this sequence.
rL SECTIONIII. LOGICCIRCUITRYFORFORMINGNINE-PHASESYSTEM
The i0 outputs of the last 5 binaries are used in proper logic
circuitry to form 9 functions as shownby the truth table in Figure 3.
The truth table shows the binary numbers0 to 17 in sequence, reading
from top to bottom. The next count after 17 is zero again, as previously
explained. Figure I shows the five flip-flops being considered. Their
condition at any time can be determined from the truth table under A,
B, C, D, or E, where A is the most significant and E the least. Column
m denotes the particular minterm and this numberagrees with the Binary
number in each case. The desired functions were next written into the
truth table in such a manner as to produce nine square waves of voltage
at intervals of _ radians. This can effectively be a_complished by
producing nine s_uare waves of voltage at intervals of _ radians during
one half cycle of the 0-17 counter. It must be kept in mind that the
primed functions f_, f7 , fs , and fs must be inverted if an interval
of _ radlans is to exist between successively numberedphases and they
must_be treated accordingly.
The Boolean equation of each function can now be written from the
information contained in the truth table and the simplest exp_Tesslon
can be determined through the use of the Veltch diagram. For example,
function
fl = _CDE + _BE + ABCDE+ _CDE + _CDE + _CDE + _kBCDE+ _CDE
+ ABCDE (i)
This can also be written
fl = mo + ml + m2 + ms +.m4 + ms + me + m7 + m8 (2)
That is, wherever a "i" appears under fl in the truth table, the
proper AND and OR circuitry should be set up to fulfill the Boolean
expression. If diode logic is used, this would require 54 diodes for
fl. If AND circuits were set up for minterms 0 through 16, 85 diodes
would be necessary. The 9 OR circuits would each require 9 diodes or
81 for all 9. The total number of diodes in this kind of arrangement
would be 166. Fortunately, a valuable and powerful device known as a
Veltch diagram greatly simplifies the Boolean expressions of the nine
functions; therefore, the number of diodes required are reduced to a
fraction of the 166 previously mentioned. Figure 4 shows a Veltch dia-
gram for 5 variables A, B, _, D, and E with the minterms properly
•located. For our particular counter, mlnterms 18 through 31 are
redundant; therefore, an "x" can be placed on the Veitch diagram
wherever these terms occur and these can be used in simplification. For
function fl, for example, minterms 0 through 8 are placed on the
diagram by inserting "1's" in the proper squares. Now by making valid
mlnterm combinations wherever the "l's" and "x's" occur on the dlagram_
the Boolean expression of equation (I) is reduced to
fl " _ + ACDE (3)
This requires 8 diodes instead of 54 as was the case prior to
simplification. Looking at the diagram, mlnterms 0 through 7 combine
to form AB and minterms 0 and 8 combine to form ACDE. In a similar
manner, each of the other eight functions is simplified. The Veitch
diagrams of these functions are shown in Figure 5. Figure 6 shows
a Block diagram of the logic that has been discussed and Figure 7 shows
a diode logic circuit to produce these functions.
Resistor-transistor logic (RTL) is used in place of the diode logic
already discussed since this has the added advantage of providing
additional gain, thereby minimizing the gain requirements of the nine
power amplifiers. Worst-case design techniques were used in designing
all logic circuitry. Figure 8 shows the RTL arrangement.
SECTION IV. PHASE INVERTER AND POWER AMPLIFIERS
The output signals from the second level logic transistors are
slngle-ended. Therefore, a phase inverter must be used to produce
push-pull signals for driving the power amplifiers. This is achieved
as shown in Figure 8. The base of Qi is connected to the collector of
Q2 through RI. When Qe is driven to saturation, its collector drops to
a very low potential and Ql is cut off. If 0a is off, its collector
becomes positive and drives QI to saturation. Ql and Qa are operated
at sufficient power levels to drive the power amplifiers to the required
output. The power amplifiers are conventional switching amplifiers
operating square wave. For efficiency and reliability, this is an ideal
mode of operation. The power amplifiers differ only in the design of
output transformers. Since the output transformers are quite unique,
their desfgn will be covered in some detail.
V SECTION V. OUTPUT TRANSFORMER DESIGN, CONNECTIONS,
AND WAVESHAPING
A stepped wave that closely approximates a sine wave can be formed
by dividing a sine wave into a number of equal intervals along the
x-axls, integrating the sine wave over these intervals, and dividing
the resultant by the x interval. This gives the amplitude of the
various steps of the stepped Wave. If the equation of the sine wave is
y=Y slnx
then the general expression for the amplitudes of the various steps of
the stepped wave would be
k2_/_
N
Yk =_ sin x dx
2_
(k-l) -f
(5)
where N = 3n and n goes from 1 to oo. The value of k goes from 1 to N.
Figure i0 shows the stepped wave for N = 18.
Inspection o f
f(x), is ODD since
equation (5) for Yk reveals that the stepped wave,
f(-x) = -f(x). (6)
Therefore, it can be said that only sine terms appear in a Fourier
expansion of f(x).
f(x) = _. b_ sin rex.
m=l
(7)
•The coefficients of the sine terms (_) can be found from
2K
I / f(x) sin mx dx
o
(8)
and since f(x) = Yk between the limits outlined the following expression
for h_n is valid.
N k 2___ k 2_/_
N N
bm = _e sin x dx - sin mx dx (9)
2_ 2_
k--i (k-l) -f <k-l) -N
N
= 2_-_-_ "
k=l
2_
[COS (k-l) -_ - cos k _ - [cos (k-i) --F-" cos
(I0)
N
4NY _ _ _m
= _ • /, sin _ • sin N
k--i
--_ sin (2k-l) T (ii)
. sin (2k-l) N "
N
= _ " os _ - cos T " os (2k-l)
k=l
m÷1
- cos (2k-l) T (12)
Now, since cos _ is the real part of eil_j we can write the
fo Ilowing:
NY
_ = 2_---_" m-Ios
N
Re _e (:Zk-t)N---_z .i.
(13)
NX _c m.l m+Z _
• Re
N-I
k= ° k=o
"1 (14)
The sun,nation for k = o to k = N-I is the same as for k = 1 to
k=N.
Now the following is true:
N-I m-___!l2_ik
e
k=o
, if mN---!lis not an integer//
(15)
and
N-I m+__!l2_ik
e
k=o
i m+l
N, if _ is an integer
m_
O_ if m+l is not an integer)N
(16)
A consideration of the following will make this clearer.
N-1 a 2_ ia
i _ 2_ik i - e 2_f_
-
e
k=o
N- i a 2xik
a 2_ik I
a N
If _ is an integer, e l_ = i, therefore e
k=o
--N
(17)
is an integer. (18)
When _ is not an integer the denominator of equation (17) is some
value other than zero, but the numerator is zero, therefore,
N-I a 2=ik
e
k=o
a
= 0 when _ is not an integer. (19)
In the above discussion an integer can be 0 or any positive whole
numb er.
Since N = 3n and the smallest value for n is one, it can be said
_-I m+l
that N _ 3. This means that --:r-and _--n-_cannot be integers simultane-
ously. They can_ obviously, b_th be Snon-integers at the same time.
Thus,
NeY F m----!l
" " LC°SN m+l- COS T "
i m-I
cos --_- X , if _ is an integer
m+l if m+l
cos -_- _ , -_- is an integer •
o, if both are non-lntegers
(2o)
Let _! be an integer
m-I = _ then m+l _ + 2
-'N- ' T = N (2Z)
m+Z _ 2) 2_cos T _ = cos + _ = cos _. cosy
2_ (22)(-D_cos-_,
There for ej
o_ _- co_-_< • cos _= -_. cos- .N
C.1) 2_ (23)= 1 - cos -_ •
m+l
Let T be an integer
m+l m- I i 2 (24)T = "_, then T = -
cos---f-_,=cos - ,,= cos _,_. cos_ = cos--_.
Therefore,
osT,,- cost " COST = cosv - "
= 1 - cos _-- •
i0
tt enc e_
bm = 2_-"_ " _ = --Y <N sln N) e If m=-- + I rood NCOS -- m
(27)
b m = o otherwise
(28)
(29)
m
(30)
The stepped wave is described by the Fourier serles
f(x) =b I in x + i • sin N- x + pN+---_
p=l
2_
This wave is now shifted forward by-_ radians and backward the same
amount ; the two equations are
f +-- = bl sin + . i • sln N- + pN+-----["
p=l
(32)
II
,p
) i • sin N- " -- + pN+---_"+
/,
p=l
X _) 1 sin x + _ cOS xsin + -- = -
(34)
sin .... _ sin x - cos x
(35)
sin x + sln <x + 2f) + sln _ 2_)
0o 6e
pffil p=l ,.
sin N .... _ cos x ° sin pNx +
pffil pffil
sin pNx + _ sin x • cos pNx + cos x • cos pN
sin x •
(36)
(37)
(38)
CO
p=l
p_,l
cos x • sin pNx - _23 Isin x • sin pNx + _ sin x •
COS pNx - 2_cos x " cos pNx_
(39)
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O0
p-1
(4O)
Similarly
p=l
(41)
Therefore,
(42)
The significance of this fact is that when these three stepped
waves are actual voltages, they can be connected in delta with theo-
retically zero resultant voltage.
Next, the total harmonic content of the stepped wave will be
determined. The effective value of the stepped wave is given by
EFFECTIVE VALUE OF STEPPED WAVE
N
k=1
2_
(43)
where
Yk" _ os (k-_) _- =osk- (44)
(45)
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EFFECTIVE VALUE OF
STEPPED WAVE
N-I
sin 2 (2k-l)
k=o
N-I
' --_NY2 sin e -_ • sin e k- -_
x=" N N
k-_o
N-I
k=o 2
(46)
2 2 Re
k='o
- 2_i N- 1
-- _-_ 4k_ i
N i N
2 2" e .Re _ e N
k=o
N-I
i 4k_i 4_ie- N- = 1-e
k=o l-e N
--O since N is a multiple of 3
4
and _ cannot be an integer
(47)
(48)
(49)
Therefore
N-I
sin e k- _ =
k=o
(50)
and
EFFECTIVE VALUE OF
STEPPED WAVE
eY e __= _ " sin e N (51)
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EFFECTIVE VALUE OF
=_.FUNDAMENTAL
(52)
The effective value of the stepped wave can also be determined
by considering the harmonic amplitudes given in the Fourier series.
b i bi
= + + =I
2 2
(53)
Therefore
""2- I - D-I_'I
_, p-lg
F_ bz] e (54)
÷ / / ,p--_ i -
_p=l "-'
The right-hand side of this equation is precisely the effective
value of the resultant wave when the fundamental or first harmonic is
eliminated from the stepped wave. In other words, the rlght-hand side
of this equation is an effective value for all harmonics higher than the
first, The total harmonic content of the stepped wave can now be
expressed as a percentage.
% TOTAL HARMONIC CONTENT
EFFECTIVE VALUE OF HIGHER HARMONICS
= xl00
EFFECTIVE VALUE OF FUNDAMENTAL (55)
_ bi2 F _
" Y -i i
= xl00 : xl00 : - i xl00 (56)
b i e
sin
. 15
Since the static inverter that has been developed has 18 steps in
its output voltage wave, the case where N = 18 will be discussed in
detail.
The original sine wave of Figure I0 can be written as a voltage
v = V sin wt. (57)
The equation of the stepped wave voltage then becomes
v' = V I in wt + -i " sin 8p- wt +
p=l
sin _8p+l_ wt_}
18p+l
where, VI, the amplitude of the fundamental voltage is
(58)
V 1 = V _8 sin _ 2 (59)
The effective value of the fundamental voltage is
=v.
_ --sin
(60)
Equation (5) can be used to find the amplitudes of the various
steps of the stepped wave and these amplitudes can be expressed as
vo Itages.
vl = vs=-vl° = "Vls - 18 Vl
_---. V 1
= 18 (61)
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V2 = V8-----Vll = -Vi? = _ " V 1 •
sin 3___ I
18= .
sin _ 18 sin _--
18 18
• V I (62)
_--. Vl.
vs = v7 = -vze = -vls = 18
sin 5_._
18 sin 5___
=--" 18
sin _-- 18
18 sin _
18
V I (63)
K
v4 = v6=-v13 = -v15 = _ • V 1 •
7_
sin i-_
= _ . sin 18
sin L 18
18 sin _--
18
9K
L Vl . sin i-8 _ 1
v5 = "v14 = 18 " =- •
18 " vl
sin _ sin L
18 18
• V I (64)
(65)
Yk of equation (5) is replaced by v k since actual voltages are now being
considered.
The desired step wave for the output voltage with the proper ampli-
tude for the steps can be formed by combining the square-wave voltages
of the required amplitude as furnished by the nine phases. This is shown
in Figure ii. The amplitudes of these voltages can now be shown.
Va=v 1 _ - V I =_ <V )
= i-_ " Z EFF (66)
Vb = vp - v I _ . Vl . cos _ _ _-2 x <VI_= I-_ 9 = i " cos _ • EFF (67)
-  ,,JT cos2, <v )V c ffivs ve = _ - V z - cos 9 182 18 -- = " -_ " i EFF(68)
2Q
17
2 = i-8 " Vl " 2 = 36 " EFF (69)
V e - Vs - v4 = _---• V l • cos 4_.__ _ _-
2 18 9 -- l--f-
4_T
If the transformers are considered ideal, that is, if losses are
neglected_ expressions can be shown to determine the primary and
secondary numbers of turns.
VDC x l0s
Np = 4 • B • A • f (71)
where:
Np = one-half of the primary turns
VDC = the d.c. voltage applied to the center-tapped primary
B = the flux density of the core material in gausses
A = the effective cross-sectlonal area of the core in cm 2
f = the frequency in cycles per second
N a = Np • __va = _ V2. Np • _V0 EFF
VDC 18. VDC
(72)
Nb = Np • --Vb = _ _/_'" Np • (Vl) EFF
VDC 18" VDC
= N a • cos (73)
•
N c = Np Vc - _ _/_ Np EFF . cos _-
VDC 18" VDC
2K
= N a • cos _- (74)
18
Nd = Np • V__d
VDC
Np 0 EFF 1 1
= • = Na • (75)
18. VDC
Np • VeNe= VDC
_f2 Np EFF . cos _" = Na • cos (76)
18" VDC
The primaries of all nine output transformers are identical having
2Np turns with a center tap. Preferably_ the primaries are bifilar wound.
The Type I transformer has one secondary winding of Na turns and two
secondary windings of N d turns. The Type II transformer has one
secondary winding of Nb turns_ one of N c turns_ and one of N e turns.
In practic% some allowance should be made for transformer core
and copper losses. When the effective phase voltage (VI)EF F is
specified and the d.c. voltage VDC is set_ all that is necessary is to
choose a transformer core that will handle the required power at the
specified frequency.
As shown in Figure 93 there are three transformers of Type I and six
of Type II. If the inverter is properly designed_ the three-phase
output can be delta-connected as shown and the resultant voltage is
theoretically zero as previously proved. Since fractions of turns are
not possible, however_ there is a likelihood that a resultant voltage
will be present. Ingenuity on the part of the designer can minimize
this voltage to a point where it can be neglected.
The number of steps of the output wave must be a multiple of three
if the three phases of a three-phase system are to be connected in
delta. This was the reason for setting N = 3n where n went from I to
in equation (5).
The interconnection of three secondaries on each of the nine
output transformers must next be considered. Since the steps occur at
intervals of _ radians or every 20 degrees_ phase A voltage_ VA_ can be
built up thusly.
-
5
(77)
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The first expression for VA can be followed directly on the
connection diagram_ Figure 9. As previously explained when discussing
the formation of the nine functions_ those voltages with the primed
subscripts must be inverted to form a balanced nine-phase system of
square-wave voltages, o_Whenthese voltages are inverted_ the primes are
removedand there are-_ radians betweenvoltages with consecutive
subscripts. Thus_ we have the second equation for VA which says that
when we have nine phases of square waves with 40 degrees between
adjacently numberedphases3 VA is formed by subtracting Vd of phase
43 Vb of phase 53 Vb of phase 63 and Vd of phase 7 from the sumof
Va of phase 13 Vc of phase 2_ Ve of phase 3_ Ve of phase 83 and Vc of
phase 9.
Simi lar ly:
(79)
(v¢-(v¢+<vo).(v#+(vo)+(vo)-Cv_)+(v_
4 9 5 l (3 2 7 3
(80)
vo:(v_)÷(v_)÷(v_}÷(v_)÷(we)-(we)-(v_-(vJ
7 3 t 8 4,I 9 5 w i 8 t
(81)
2O
oCVa)<vb)+
7 3 8 4, 9 5 1 8
Figures 12, 13, 14, and 15 are included for the case where N = 30
The number of turns for the transformer primaries can be found
from equation (71). In this case, there are three types of trans-
formers R, S, and T. As before, the primaries of all 15 transformers
are identical. There are three transformers of Type R, having second-
ary windings Na, Nf, and Nf. There are six transformers of Type S,
having secondary windings Nb, Ne, and Ng. There are six transformers
of Type T, having secondary windings Nc_ Nd, and Nh.
These secondary numbers of turns are given by
x V'2" Np • (V:_ EFF (83)
Na =
30 VDC
(84)
Nb = N a • cos
2_ (85)
N c = Na " cos I-_
3x (86)
N d = N a . cos
4_ (87)
N e = Na • cos i-_
I (88)
Nf=Na"
6x (89)
Ng = N a • cos i-_
7_ (90)
Nh = N a " cos I-_
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The 15 transformers are shownproperly interconnected to produce
a three-phase system of stepped waves connected in delta.
Equation (56) was calculated for several values of N and the
results are tabulated.
N %TOTALHARMONICONTENT
3 67.98
6 31.08
9 20.40
12 15.22
15 12. 15
18 i0. ii
21 8.66
24 7.57
27 6.73
30 6.05
33 5. 50
36 5.04
39 4. 65
42 4. 32
45 4. 03
This data is plotted in Figure 17.
SECTION VI; VOLTAGE REGULATION
The dc voltage regulating scheme is shown in Figure 16. The dc to
the power output amplifiers is controlled by adding a small dc voltage
to the existing dc supply. The small dc voltage supplies approximately
one-quarter of the input power under extreme conditions; that is, when
the existing dc supply is low in voltage for any reason and also when the
inverter is being required to handle a full load.
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The three-phase output voltage is full-wave rectified and fed to a
zener diode bridge circuit. The variable resistor in the bridge circuit
is used to set the control current in a conventional two-core dc magnetic
amplifier of the self-saturating type. Two stages of transistor ampli-
fication follow the magnetic amplifier. The output of this last stage
is full-wave rectified_ filtered_ and added to the existing dc supply.
The combination of the existing dc supply voltage and the addltional
voltage provides the dc for the nine power amplifiers of the inverter.
It can be seen from the truth table of Figure 3 that the output
of flip-flop E in the binary countdown circuit is a symmetrical square
wave. The frequency of the output of fllp-flop E would be 3.6 kc
for a 400 cps inverter. If this 3. 6 kc is divided downtwice through
binary circuitry_ a 900-cps square wave results. It can be seen in
Figure 16 that this voltage is amplified to be used for ac excitation
of the magnetic amplifier.
The power transistors of the output stage of the dc regulatory
circuit are pulse-width modulated since they are driven from the
magnetic amplifier. A more desirable modeof operation would be full
square-wave switching_ in fact_ adc regulator incorporating this has
been developed with a resultant increase in efficiency. This system
contains two power ampliflers_ one of which is shifted in phase with
respect to the other to obtain control. Normally_ it can be figured
that about one-fourth of the input power is furnished by the dc regulator.
In this case_ each of the two power amplifiers needs to furnish only
one-eight of the power. With presently available power transistors and
using adc regulator of this type in an inverter circuit where the
output wave has steps at 12-degree intervals_ a unit having a rating of
7500 va is entirely feasible and paralleling of power transistors is
unnecessary.
An improved voltage control system now under development will no
doubt be used on static inverters of the future. Briefly 3 two three-
phase static inverters are built up and their transformer secondaries
are interconnected in such a way as to produce a three-phase system
whosevoltage can be varied by shifting one inverter in phase with
respect to the other. This system should be more efficient than any
other system used so far. It has the additional important feature that
if the inverter output is shorted_ one inverter will shift 180 degrees
with respect to the other 3 producing a zero-output voltage across
the short circuit. Whenthe short is removed3 normal operation proceeds.
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SECTIONVII. DISCUSSIONOFA I000 VA STATICINVERTER
A three-phase, llS-volt, 400-cps, 1,000-va static inverter was
designed and built up. The output voltage wave contained 18 steps and
the inverter was delta-connected. Figure 18 showsa picture of the
output wave. Conservative, worst-case design techniques were used
throughout to insure maximumreliability. The normal battery voltage
was 56 volts, but for changes in battery voltage from 50 volts to 60
volts, the average of the three output voltages was held to within 0.5
volts of the rated 115 volts from no-load to nearly 100-percent overloa_
The unit was run continuously at 50-percent overload without excessive
heating. The frequency was crystal-controlled and accurate to 0.0015
percent over the temperature range of the tests which was 0 degrees
centigrade to 60 degrees centigrade."
Figure 19 showsa plot of the over-all efficiency of this static
inverter as a function of load. The battery voltage was held constant
at 56 volts. A slight increase in efficiency is experienced for higher
battery voltages and a slight decrease in efficiency results from
lower battery voltages, since the amountof input power furnished by the
voltage regulator is inversely proportional to the battery voltage.
The inverter output voltage wasmeasuredas a full 1,000-va load
was switched on and off. Whenthe inverter was required to suddenly go
from no-load condition to full-load, the output voltage dropped from
the normal 115 volts to i00 volts and recovered to 115 volts again in
3 cycles or 7.5 milliseconds. Whenthis 1,000-va load was suddenly
removedthe output voltage rose to 128 volts and recovered to 115 volts
in i0 cycles or 25 milliseconds.
SECTIONVIII. CONCLUSIONS
The unique features and advantages of this approach to static power
supplies can be stated, but not necessarily in their order of importance.
i. Whenthe stepped wave is properly formed, the first harmonic
present is determined by the numberof steps and is one less than the
number of steps per cycle. That is, with an 18-step, 400-cps inverter
the first harmonic is the 17th, or 6.8 kc.
2. The method of forming the stepped wave keeps the total harmonic
content to a minimum.
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3. The three-phase output can be delta-connected if desired, since
the sum of the three output voltages is zero at any instant, as is the
case with pure sine waves.
4. The power transistors are fully switched throughout. This, of
course, is the most efficient mode of operation.
5. A bulky waveshaplng filter is not required in the output because
of the low harmonic content. This saves on over-all weight.
6. The dc regulating scheme is quite efficient since the full
battery voltage can be utilized directly, and only a small voltage that
is added to the battery needs to be controlled.
7. The frequency is crystal controlled.
8. The circuit contains no moving parts; therefore, no maintenance
Is required.
9. The device is highly reliable since worst-case design techniques
were employed in the design of all of the logic circuitry and extensive
tests have been made from -40 degrees centigrade to + 70 degrees centi-
grade without any failure.
i0. Unbalanced loads are easily handled since the power amplifiers
inherently share the load.
ii. The device is small and light, making it ideal for missiles and
satellites.
12. All previous conclusions are valid for the case where the limits
of equation (5) are changed to include the x-interval (2K - i) _ to
(2K+ I) _ . The value of K goes from K : 0 to K : N - i. This would alter
the output stepped wave slightly, producing steps of zero amplitude along
the x-axis between - _ and + _ • The consequence of this would be to
change the output transformer _esign slightly with a resultant simplification
of transformer manufacturing in certain cases.
The authors would llke to express their thanks to Dr. R. F. Schulz-
Arenstorff of the Computation Division for his assistance in the develop-
ment of equations (13) through (27). It is felt that his efforts greatly
enhance the value of this paper.
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SAMPLE VEITCH DIAGRAM FOR FIVE
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MIN TERMS.
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FIGURE 6.
BLOCK DIAGRAM OF THE DIODE LOGIC FOR FORMING
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TRUTH TABLE SHOWING THE CONDITION OF THE FIVE
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